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llfll~xing temu: Multipliers, Integrated circwits 
The design and performance of a 16 x 16 bit parallel multi· 
plier based on a 6 K gate array wW be presented. This LSI 
$Ctl)icustom IC demonstrates the high potential of o ur 
AlGaA.s/GaAs quantum well FETs with a gate length of 
o-31'Jb. The best multiplication time measured was 7·2 ns. 
Introduction: AIGaAs/GaAs heterojunction FETs have 
proven most successful for application in both digital and 
analogue integrated circuits operating in the gigahertz range. 
A promising technology for AIGaAs/GaAs quantum well 
transistors with double delta doped supply layers ( I] and gate 
lengths down to 0· 2 pm [2] was developed for high speed logic 
(3, 4), analogue circuits [5) and optoelectronic ICs with 
monolithic integrated MSM pbotodiodes (6]. To demonstrate 
tbe integration complexity, a 16 x 16 bit parallel multiplier 
based on a 6 K gate array was designed and fabricated sue· 
cessfully. 
F abricalion technology: Fig. I shows the cross-section of our 
recessed gate AIGaAs/GaAs double heterojunction depletion 
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and enhancement transistors with dou blc delta doped supply 
layers. The gate length of 0·31'm is realised by direct writing 
electron beam lithography. The metallic connections consist-
ing of gold are fabricated in two layers. The first layer is 
deposited according to design rules of 211m wide lines each 
separated by 311m. The second layer is used to form capac-
itances and airbridges or to reduce the parasJ11c sheet resist-
ance of the first metallic interconnections. The contact ho les 
are 3 x 31'm1• Thin film NifCr resistors can also be inte-
grated. 
Gate array architecture: The gate array. which measures 
6 x 6 mm 2• consists of 6336 basic cells each with one deple-
tion and lwo enhancement FETs which can be configured as 
inverters. 2-, 3- or 4-inputs NORs, and 2- or 3-input NANOs, 
all constructed in direct coupled FET logic. The gate width is 
IOJ•m for the E-FETs and 5pm for the 0-FETs. The cell size 
is 48 x I 811m2 • The basic cell layout is shown in Fig. 2. Fig. 3 
depicts a micrograph of the gate array. Each of the 66 
Fig. 2 MicrOgraph of two gate array basic cells 
fig, 3 Micrograph of gare array 
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columns contains 96 ~Jells. The I 6 interconnection tracks of 
the first metallisation are placed between the columns. The 
second mctallisation is used for the power supply and connec-
tions to ground within the basic cells, to configure the 0- and 
E-FETs into logic gates as mentioned and for horizontal 
tracks. The layout of the main power supply and ground con-
nection lines has been optimised to guarantee a maximum 
deviation of 100 and 50mV. respeet1vely. over the whole chip. 
In addition it acts as an on-chip capacitance for the power 
supply. The left and right sides of the array contain 60 buffers 
which can be programmed for inputs or outputs. 30 input 
only and 30 output only buffers are placed on the top and 
bottom, respectively. The output butTers exhibit a typ1cal mea-
sured rise time of 90 ps for 50!lloads. The chip has 152 bond 
pads. 96 for the signals. 30 for the ground and 26 for the 
power supply. 
The 16 x 16 bit multiplier. which uses 46% of cell array 
transistors, acts as a lest vehicle Jor tbe LSI gate array. The 
well known parallel carry-save-architecture [7] was chosen for 
circu it simplicity. An additional integrated selftest permits 
ease of measurement of the maximum multiplication time. 
Simulation re:wlcs: An advanced SPICE model describing the 
QWT large signal and microwave performance very precisely 
has been developed previously [8] and implemented. A 
maximum input frequency of 2·6 GHz was predicted for a I : 2 
frequency divider based on an edge triggered 0 -flipflop. 
Furthermore, SPICE-calculated values for the delay times 
of che different logic gates were used as inputs for the liming 
simulator HILO. Analysing the time critical path in this 
multiplier, a muimum operation lime of -7 ns was predicted. 
Measurements : Measurements gave a typical maximum fre-
quency of 2·7GIIz and a best value of 3·0GHz for the fre-
quency divider based on our gate array. 
Fig. 4 shows the pulse dhgram of the most significant bit of 
the best 16 x 16 bit multiplier in selftest mode. From the 
oscillation a maximum multiplication time of 7·2 ns can be 
derived. The drain bias V00 was 1·5 V, and the power con-
sumption 1·6 W. For v,, values <>f 0·5 and 2·0 V multiplica-
tion times of 7·4 and 7·1 ns. and power consumptions of 
248 mW and 2·5 W. respectively, were measured. 
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Fig. 4 Mo>~ significant bi! (inverted) in selftesr mod• 
Summary: A 16 x 16 bit parallel multiplier based on a 6 K 
gate array with 0· 311m gale length quantum well transistors 
was designed and fabricated. A maximum multiplication time 
of 7·2 ns, and a power consumption of 1·6 W were measured 
for the best device. These results demonstrate the LSI capabil-
ity of E/ D DCFL ICs manufactured by means of our tech-
nology. 
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